UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/630,961	07/30/2003	Robert A. Corley	1-1	1792
	7590 06/02/200 N & LEWIS, LLP	EXAMINER		
90 FOREST AV	VENUE	DAVENPORT, MON CHERI S		
LOCUST VALLEY, NY 11560			ART UNIT	PAPER NUMBER
			2616	
			MAIL DATE	DELIVERY MODE
			06/02/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/630,961	CORLEY ET AL.				
Office Action Summary	Examiner	Art Unit				
	MON CHERI S. DAVENPORT	2616				
The MAILING DATE of this communication app	ears on the cover sheet with the c	orrespondence address				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period value or Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on <u>17 M</u>	arch 2008.					
· · · · · · · · · · · · · · · · · · ·	action is non-final.					
· <u> </u>						
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-14</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-14</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	r election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examine	r.					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage 						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
222 m.s attached actained chief action for a not of the continue copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summary					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da 5) Notice of Informal P					
Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	6) Other:	atom / ippiloution				

Application/Control Number: 10/630,961 Page 2

Art Unit: 2616

1. Applicant's request for reconsideration of the finality of the rejection of the last Office action is persuasive and, therefore, the finality of that action is withdrawn.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. **Claims 1-14** rejected under 35 U.S.C. 103(a) as being unpatentable over Mazzola (US Patent Number 5,278,834) in view of Araki et al. (US Patent 5,499,348).

Regarding **claim 1** Mazzola discloses a processor comprising (see figure 1):

controller circuitry configurable to determine for a given protocol data unit received by the processor(figure, section 12, processor) whether the given protocol data unit is a single-cell protocol data unit(see figure 1, section 10, end-system processing node, see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit); and

first memory circuitry internal to the processor(section 12) (see figure 1, section 14, memory, in particular section 14a, and 14b, see col. 3, lines 39-44, memory 14a, and memory 14b, is used for internal functions of processor(section 12), 14a, stores a stack of protocol layers, and 14b, has programming for a stack manager);

Application/Control Number: 10/630,961 Page 3

Art Unit: 2616

the processor being connectable to second memory circuitry external to the processor(see col 3, lines 42-47, stack manager is a second internal used memory, third area 14c, (reads on second memory externally, note that is located in a different area external to the processor (section 12)) of memory is the buffer pool from which message buffer are allocated);

wherein information characterizing the given protocol data unit is stored in the first memory circuitry if the given protocol data unit is a single-cell protocol data unit (see col 3-4, lines 58-25, stack 14a, permits data to be passed vertically between protocol layers, the memory buffer, stores the protocol control information which is added in the form of a header, the buffer contains a PDU big enough to be transmitted as single data unit, see also col. 2, lines 25-30,col. 2 lines 52-55, a portion of the buffer contains a least a portion of the message, and is sufficiently small that it may contain a (single-cell) PDU to be sent out from the lowest layer of the protocol stack)

wherein information characterizing the given protocol data unit is stored in the second memory circuitry if the given protocol data unit is not a single-cell protocol data unit (see col. 4, lines 11-20, a block message that is too large to be transmitted as a single block of data is presegmented and a layer header is added).

Mazzola fails to specifically point out that the first memory is internal to the processor as claimed.

However Araki et al. teaches the first memory is internal to the processor (see figure 1A, section 102, internal instruction memory)

Therefore it would have been obvious to combine Mazzola's invention with Araki et al.'s invention because Araki et al. invention improves the throughput of the total processing (see col. 2, lines 3-4).

Regarding **Claim 2** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein the protocol data unit comprises a packet (see col. 3, lines 33-35, the invention can be used with any packet based being that data is formatted into PDU's)

Regarding **Claim 3** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein the single-cell protocol data unit comprises a protocol data unit having a size less than or substantially equal to that of a cell-based processing unit of a switch fabric associated with the processor (see figure 1, section 10, end-system processing node, see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit).

Regarding **Claim 4** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein the information characterizing the given protocol data unit comprises at least one block descriptor (see col. 4, lines 8-11, the buffer contains at least part of the message data as well as headers from the protocol layers of the source stack).

Regarding **Claim 5** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein the block descriptor (header) is associated with a particular data block of the given protocol data unit (see col. 4, lines 15-20, the PDU is segmented and a header is added).

Regarding **Claim 6** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein the information characterizing the given protocol data unit is stored in the first memory circuitry without requiring utilization of a linked list data structure (see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit).

Regarding **Claim 7** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein the information characterizing the given protocol data unit is stored in the second memory circuitry utilizing a linked list data structure (see col. 7, lines 34-46, buffers are chained as linked list).

Regarding **Claim 8** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein the processor is configured to provide an interface for communication of the protocol data unit between a network and a switch fabric (see figure 1, section 15, network interface).

Regarding **Claim 9** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein at least one of the first memory circuitry and the second memory circuitry further comprises a queuing and dispatch buffer memory of the processor (see figure 1, section 14b, stack manager, see col 3., lines 42-45).

Regarding **Claim 10** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein at least one of the first memory circuitry and the second memory circuitry further comprises a PDU buffer memory of the processor (see figure 1, section 14c, buffer pool, see col. 3, lines 45-48).

Regarding **Claim 11** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein the processor comprises a network processor (see figure 1, section 12, processor).

Regarding **Claim 12** Mazzola discloses everything as applied above (*see claim 1*). In addition the processor includes:

wherein the processor is configured as an integrated circuit (see col. 3, lines 19-26)

Page 7

Regarding **Claim 13** Mazzola discloses a method for use in a processor comprising controller circuitry and first memory circuitry internal to the processor, the processor being connectable to second memory circuitry external to the processor, the method comprising the steps of (see figure 1):

determining for a given protocol data unit received by the processor whether the given protocol data unit is a single-cell protocol data unit (see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit);

storing information characterizing the given protocol data unit in the first memory circuitry (see figure 1, section 14a and 14b) if the given protocol data unit is a single-cell protocol data unit (see col 3-4, lines 58-25, the memory buffer, stores the protocol control information which is added in the form of a header, the buffer contains a PDU big enough to be transmitted as single data unit, see also col. 2, lines 25-30,col. 2 lines 52-55, a portion of the buffer contains a least a portion of the message, and is sufficiently small that it may contain a (single-cell) PDU to be sent out from the lowest layer of the protocol stack); and

storing information characterizing the given protocol data unit in the second memory circuitry (see figure 1, section 14c, buffer pool) if the given protocol data unit is not a single-cell protocol data unit (see col. 4, lines 11-20, a block message that is too large to be transmitted as a single block of data is pre-segmented and a layer header is added)

Mazzola fails to specifically point out that the first memory is internal to the processor as claimed.

Page 8

However Araki et al. teaches the first memory is internal to the processor (see figure 1A, section 102, internal instruction memory)

Therefore it would have been obvious to combine Mazzola's invention with Araki et al.'s invention because Araki et al. invention improves the throughput of the total processing (see col. 2, lines 3-4).

Regarding **Claim 14** Mazzola discloses a processor-readable medium containing processor-executable instructions for use in a processor comprising controller circuitry and first memory circuitry internal to the processor, the processor being connectable to second memory circuitry external to the processor, the instructions when executed in the processor implementing the steps of:

determining for a given protocol data unit received by the processor whether the given protocol data unit is a single-cell protocol data unit (see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit);

storing information characterizing the given protocol data unit in the first memory circuitry (see figure 1, section 14a and 14b) if the given protocol data unit is a single-cell protocol data unit (see col 3-4, lines 58-25, the memory buffer, stores the protocol control information which is added in the form of a header, the buffer contains a PDU big enough to

be transmitted as single data unit, see also col. 2, lines 25-30,col. 2 lines 52-55, a portion of the buffer contains a least a portion of the message, and is sufficiently small that it may contain a(single-cell) PDU to be sent out from the lowest layer of the protocol stack); and

storing information characterizing the given protocol data unit in the second memory circuitry (see figure 1, section 14c, buffer pool) if the given protocol data unit is not a single-cell protocol data unit (see col. 4, lines 11-20, a block message that is too large to be transmitted as a single block of data is pre-segmented and a layer header is added).

Mazzola fails to specifically point out that the first memory is internal to the processor as claimed.

However Araki et al. teaches the first memory is internal to the processor (see figure 1A, section 102, internal instruction memory)

Therefore it would have been obvious to combine Mazzola's invention with Araki et al.'s invention because Araki et al. invention improves the throughput of the total processing (see col. 2, lines 3-4).

Response to Arguments

3. Applicant's arguments with respect to claims 1-14 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MON CHERI S. DAVENPORT whose telephone number is

Application/Control Number: 10/630,961 Page 10

Art Unit: 2616

(571)270-1803. The examiner can normally be reached on Monday - Friday 8:00 a.m. - 5:00

p.m. EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Seema Rao can be reached on 571-272-3174. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Ricky Ngo/

Supervisory Patent Examiner, Art Unit

2616

/Mon Cheri S Davenport/ Examiner, Art Unit 2616

May 22, 2008